System Verilog Verification Components

HVC 800 SV I2C SystemVerilog Verification Component

HVC 800 SV is an I2C protocol verification component implemented in SystemVerilog. HVC 800 SV is fully compliant to I2C Specification, version 2.1. I2C protocol checks are implemented in HVC 800 SV as SVA properties.The I2C SV VC also performs bus monitoring, including detection and logging of bus transactions, protocol checking and coverage collection at both the single device level and system level.

Product Code Name HVC 800

Datasheet

Return to Top of Page

....................................................................................

AMBA AHB SystemVerilog Testsuite

HVC 700 is a SystemVerilog Testsuite that incorporates assertion based AMBA AHB protocol Monitor/Checker, fully compliant to AMBA specification, and other verification environment components: stimulus generator, AHB Masters/Slaves, AHB Arbiter/Multiplexer, Coverage collector and Error analysis block. 26 AHB protocol checks are implemented in HVC 700 AHB Monitor component as SVA assertions. HVC 700 is fully compliant to SystemVerilog specification Mentor Graphics Advanced Verification Methodology (AVM, Cookbook-1.2).

Product Code Name HVC 700

Datasheet

Return to Top of Page

....................................................................................

AMBA APB SystemVerilog Testsuite

HVC 710 is a SystemVerilog Testsuite that incorporates assertion based APB protocol Monitor/Checker, fully compliant to AMBA3 specification, and other verification environment components: stimulus generator, APB bridge, APB slave, coverage collector and error analysis block. 20 APB protocol checks implemented in HVC 710 APB Monitor component as SVA assertions. HVC 710 is fully compliant to SystemVerilog specification and Mentor Graphics Advanced Verification Methodology (AVM, Cookbook-1.2).

Product Code Name HVC 710

Datasheet

Return to Top of Page

....................................................................................

OCP 2.0 SystemVerilog Assertion Checker

HVC 500 SV is a SystemVerilog Assertion based OCP 2.0 protocol checker implemented in a mixed SystemVerilog Assertions (SVA) and Verilog 2001 style. HVC 500 SV is fully compliant to OCP 2.0 Specification. 122 OCP 2.0 protocol checks are implemented in HVC 500 SV as SVA properties. Properties are implemented According to OCP 2.0 Verification Guidelines.

Product Code Name HVC 500 SV

Datasheet

Return to Top of Page