Management
Predrag Markovic
President and CEO
Mr. Markovic is the President and Chief Executive Officer of HDL Design House. In this role, he is responsible for guiding the strategic
direction of the company, business development and day-to-day operations. Mr. Markovic founded HDL Design House in 2001 as the first company
in Serbia involved in chip design/verification activities. Before founding HDL Design House, he worked for 12 years with Mihajlo Pupin
Research Institute in Belgrade on hardware and ASIC design projects. During this period he wrote a book about VLSI design, entitled, Introduction
in VLSI Design as well as a number of papers for International conferences.
Mr. Markovic graduated in Electronic Engineering at the University of Belgrade 1989 and holds an M. S. degree in Computer Science.
Return to Top of Page
....................................................................................
Bogdan Bizic
Managing Director
Mr. Bizic joined HDL Design House in 2002 bringing many years of experience in SoC design and verification, synthesis, formal verification, ATPG and development of simulation models of complex components. He was instrumental in developing and implementing the company’s ASIC design and project management methodologies.
Mr. Bizic holds a Dipl. Ing. degree in Electronic Engineering from the University of Belgrade and also Project Managment Professional PMP(r) certificate from Project Management Institute (PMI).
Return to Top of Page
....................................................................................
Marija Radmanovic
Design Lead
Mrs. Radmanovic joined HDL Design House after graduating from the University of Belgrade with an engineering degree. Since then, she has
been involved in the development and maintenance of various complex IP cores and SoC designs. Her experience ranges from RTL VHDL/Verilog
design and synthesis, to Design for Test (DFT), VITAL modeling and testbench development.
Return to Top of Page
....................................................................................
Ivan Djordjevic
Validation Lead
Mr. Djordjevic is responsible for verification IP development, module- and system-level verification and verification methodology development.
He has worked on complex multimedia SoC projects for more than three years as a design verification engineer at both the module- and system-level.
Mr. Djordjevic has also led the development of several verification IP cores. His area of expertise includes Specman and assertion-based
verification (PSL).
Return to Top of Page
....................................................................................
Todor Popovic
Project Manager
Mr. Popovic graduated with a degree in Computer Science from the University of Belgrade and was honored as best graduate student. He joined
HDL Design House
immediately after graduation. He has experience working on system-level verification and project management of complex SoC design, and
currently serves as program lead for a group of 20 engineers who work on challenging projects in the wireless applications, including module-
and system-level SoC design and verification.
Return to Top of Page
....................................................................................
Svetozar Mojsin
CFO
Mr. Mojsin holds an Economics Degree from Belgrade University (1970). He also studied english, russian, czech and polish in which he is fluent.
Before joining HDL Design House, he has worked for 35 years in the economics field. He worked for Federal State Department, in foreign commerce department (1970-1973), as well as in Yugobanka, as a bank manager (1973-1975). He has also worked as the Director for municipal and tax management department (1975-1979), and for factory "Nikola Tesla" as director and commercial director (1979-1984). Following that, he worked for "Institut Mihajlo Pupin", department of telecommunications and computer systems, as CFO (1984-2005). Throughout his carrier, he has always been a team player and a dedicated co-worker.
Return to Top of Page
....................................................................................
|
