Username Password
IP Core Development
We offer the development of IP cores defined by our customer and according to the existing IP core development standards (VCX, VSI, OpenMore, ...). We are able to implement standard protocols (802.x, FireWire, PCI, ... ), if this is requested.
Return to Top of Page
Verilog/VHDL/SystemVerilog RTL Code Development
Component Modeling
Site Map | HDL Design House Makenzijeva 79/III, 11000 Belgrade, Serbia Telephone +381 (0)11 344 2359 | Fax +381 (0)11 245 9987 | email